In this paper we have developed analytical models to estimate the mean and the standard deviation in the gate, the subthreshold, the reverse biased source/drain junction band-to-band-tunneling (BTBT) and the total leakage in scaled CMOS devices considering variation in process parameters like device geometry, doping profile, flat-band voltage and supply voltage. We have verified the model using Monte Carlo simulation using an NMOS device of 50nm effective length and analyzed the results to enumerate the effect of different process parameters on the individual components and the total leakage.
INTRODUCTION
CMOS devices have been scaled down aggressively in each technology generations to achieve higher integration density and performance. However, the leakage current has increased drastically with technology scaling [1]- [4] and has become a major contributor to the total IC power. Moreover, the increasing statistical variation in the process parameters has emerged as a serious problem in the nano-scaled circuit design [4] and can cause significant increase in the transistor leakage current [5]-[6] . Designing with the worst case leakage may cause excessive guardbanding, resulting in a lower performance [5] - [6] . Hence, accurate estimation of the total leakage current considering the effect of random variations in the process parameters is extremely important for desighing CMOS circuits in the nano-meter regime. Different leakage mechanisms contribute to the total leakage in a device [I] . Among them, the three major ones can be identified as: Subthreshold leakage, Gate leakage and reverse biased drainsubstrate and source-substrate junction Band-To-Band-Tunneling (BTBT) leakage [7] . In scaled devices each of these leakage component increases drastically resulting in a dramatic increase in the total leakage current [7] . Moreover, each component depends differently on the transistor geometry (gate length (Lg), SourceDrain extension length (LSDE), oxide thickness (Tax), junction depth (q), width (w)), the doping profile (channel doping (Ndep) and "halo" doping (Npocker) concentration), the flat-band voltage (V?), and the supply voltage (vdd) [7]-[9] . Hence, statistical variation in each of these parameters results in a large variation in each of the leakage components, thereby, causing significant increase in the We have provided analytical models to estimate the mean and the standard deviation (S.D.) of the gate leakage, the BTBT leakage and the total leakage with parameter variation (one parameter at a time and simultaneous variation of all parameters). We have analyzed and modeled the correlation among the leakage components with respect to different process parameters.
ESTIMATION OF LEAKAGE COMPONENTS
In the "off" state (V,=O, vds= vdd Vbs=O) of a transistor the major leakage components are: the gate-to-drain overlap leakage (Zgp.) , the subtheshold leakage (Issub) and the drain-substrate junction BTBT leakage (IBrBr) (Fig. 1 ). In this section we present an analytical approach to estimate the mean and the S.D. of these three leakage components considering variation in the transistor geometry Wg,, LSDE,, To,, q, w) , V ' , doping profile (Npocket and Ndep) and vdd. Each of the parameters is considered to be independent of each other and the distribution is assumed to be Gaussian [6] . The model is derived considering an NMOS device of 50nm effective length at room temperature (T=300K). The nominal values of the parameters are chosen based on the models available in [lo] , [ll] and considering the guideline given in [4] . For each leakage component the analytical models are verified against Montecarlo simulations, considering 10,000 parameter values (or vectors when simultaneous variations have been considered) using MATLAB.
Estimation of the Gate Leakage
In the "off' state of a transistor, the gate leakage is dominated by and can be given by [2] where, is the barrier height of tunneling electron (or hole) and T, is the oxide thickness. A and Bg are physical parameters 123.
From Eq.
(1) we observe tkat the gate leakage is sensitive to variations in T, , Vdd, Wand LSDE.
Variation in a single parameter
The expected value (mean) of Igdo (=gpoJ) with respect to TOx can be obtained by re-writing Igdo as a function of To, and is given by p21:
where, fdToJ is the probability distribution hnction of Tor Since the variation in the process parameters are in the range of IO-20% we can assume the parameters to be concentrated near their mean values [6] . Expanding g(ToJ in a Taylor series around the mean of T,weget [12] :
where, qrox is the mean and ,uk is the k-th central moment of T, distribution. Since the T, distribution is assumed to be Gaussian, odd moments are zero (i.e. ,uL(k=o for odd values of k) [12] . Hence, considering up to 5'h order derivatives ofg(T0J we get:
where, oTOx is the variance of T, . Following a similar argument, the expected value of $(Tax) is given by:
The above derivation is applicable to any fbnction g(x) where, x is a Gaussian random variable and its values are centered around its mean. Moreover, a reasonably good estimation can be obtained by considering up to Znd order derivatives, which reduces the computational complexity. Hence, we can generalize the above procedure to estimate the mean and the S.D. of a leakage component considering variation in a single parameter (say x) as 11. Express the current as function of the variable x ( say g(x))
Hence, using (7) we can find the effect of variation of a parameter
Simultaneous variation of all parameters
The gate current, as a hnction of the random variables T, , vdd, LsDE and W, is given by: 
Estimation of Band-to-Band-Tunneling Leakage
In the "off" state of transistors the BTBT current is due to the tunneling in the drain-substrate junction and can be modeled as ~21, ~71:
where, Lsj& (=?) and LboIIom (=LsDE + L d ) are lengths of side and bottom junctions (Fig. l) , h i d e , &onom are electric fields at side and bottom junctions, A and B are physical parameters [2] and E, is the band-gap. The electric field at a junction strongly depends on the junction doping [2] . The BTBT current in the MOSFET is controlled by the peak "Halo" doping region, which is present near the side junction [7] . Hence, the total BTBT current is given by:
From (1 1) we can observe that the BTBT current is sensitive to the variations in W, 5, Npockt and vdd.
Variation in a single parameter
To estimate the mean and the S.D. considering variation in a single parameter, we have expressed ZBTBT as a function of that parameter and followed the procedure given in (7).
Simultaneous variation of all parameters
Using "linearity approximation", we can express 5 and l/t as a Taylor series around vNpockr and v y d d and consider up to first order terms only. Hence, E[ZBTBr] can be expressed as:
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The simplification in the last step follows from the assumption that 
Estimation of the Subthreshold Leakage
The subthreshold current in a "off" transistor is given by [8]:
L is the effective channel length (L=Lg-&DE).
Considering the short channel effects, narrow width effect and the effect of nonuniform doping, the threshold voltage of a short channel transistor is given by [2] (14) it is observed that the subthreshold current is sensitive to the variation in L (i.e. L, and LSDE), Ne8 (i.e. Ndep, Representing Isub as a function of one of the above mentioned parameters and using (7), we can estimate the mean and the S.D. of Is,,,, considering variation in that parameter.
Simultaneous variation of all parameters
Using "linearity approximation" we can represent ( V,h/SvT) as: Table-I, I1 and I11 show the effect of parameter variation on the gate-to-drain, the BTBT and the subthreshold leakage. A close match is observed between the analytical (Anlyt.) and the simulated results (Expt.). However, the estimated value of the S.D.
Model verification and Sensitivity Analysis
deviates from the simulated one, when 20% parameter variation is considered. From Table- I we observe that the gate leakage (Ig&) is most sensitive to a variation in T, (due to exponential dependence of Igdo on Tax). The BTBT leakage is most sensitive to the variation in Npocke, and v d d (Table-111 ). This is due the fact that the BTBT depends exponentially on the junction electric field, which in turn is proportional to the square root of Npocker and v d d (see (12)). The subtheshold current is extremely sensitive to the variation in L, T,, and Vlb (Table-IV) . It is also observed that, although Isub is not very sensitive to the channel doping (Ndep), however, the variations in the halo doping (Npocket) have a much stronger effect. Variations in L, To, and Npockel results in an increase in SCE, thereby, cause a large increase in Issub. Moreover, Isub is more sensitive to parameter variation than Zgdo and ZBTBT. A 20% variation in all parameters results in a 50%, 16%, and 370%, increase in nominal values of I&,,, IBTBr and Isub, respectively (Fig. 2 (a), (b), (c) ). We can summarize the above observations as: I 10% I 6.08 I 7.09 I 7.54 I 11.7 I 1.240 I 1.670
ESTIMATION OF THE TOTAL LEAKAGE
The total leakage current of a transistor is given by:
The mean and the S.D. of the total leakage are given by [ 121:
The mean and the S.D. of the total leakage component considering the variation in a single parameter and simultaneous variation of all parameters can be calculated based on (18) and using the models developed in sections 2.1, 2.2 and 2.3. We can estimate the covariance of leakage components with respect to one parameter using the following general method.
To estimate the covariance considering simultaneous variation of all parameters, we first represent Igote, ZBTBT, and Isub as products of the functions of a single parameter (using (9), (12), and (16)). That allows us to evaluate the covariance of the leakage components. Table- IV shows the total leakage is very sensitive to the variations in VD, L and Tor It is observed from Table-V that the leakage currents are strongly correlated to each other with respect to the variation in Tax, LSDE and Vdd. The negative correlation among the BTBT and the subthreshold leakage with respect to Npocke, variation (due to the fact that an increase in Npocker lowers Isub but increases IsrBr) reduces the sensitivity of the total leakage to the Npocket variation. Moreover, the effect of variations in the total leakage is less severe than the effect of variation in the subthreshold leakage (Fig. 2) . This is because of the fact that under nominal condition the gate leakage is the dominant leakage component, and is Iess sensitive to parameter variation than the subthreshold component. We can summarize the above discussions L, T,, and V' ' negligible effect on the overall variation.
The correlation among leakage components has a non-
The effect of variations on the total leakage depends on Table- device D1 is most susceptible to the parameter variation ( Fig. 3  (b) ). This establishes the fact that the susceptibility of the total leakage to the parameter variation depends on the relative magnitude of the leakage components. The mean and the S.D. of the subthreshold and the BTBT leakage increases with an increase in the temperature as these two components depends strongly on temperature [7] (Fig. 4) . However, the gate leakage is almost insensitive to the temperature variation [7] . Both the mean and the S.D. of the total leakage increase with an increase in the temperature (Fig. 4) . Hence, the effect of the parameter variation is more severe at a higher temperature. It is also observed that the nominal and mean leakage and in the S.D. is observed in the scaled technologies (Fig. 5) .
CONCLUSION
In this research we have developed analytical models to estimate the effect of the parameter variation on the gate, the subthreshold, the BTBT and the total leakage. The models have been verified with Monte Carlo simulations. It has been shown that the parameter variation has significant impact on each leakage component and can cause large variation in the total leakage. Hence, in conclusion we believe that, the derived model will be extremely useful in the estimation of the total leakage in logic circuits considering the effect of parameter variations.
